CALL FOR PAPERS

CERTIFICATE

IMPACT FACTOR 2018

Subject Area

  • Life Sciences / Biology
  • Architecture / Building Management
  • Asian Studies
  • Business & Management
  • Chemistry
  • Computer Science
  • Economics & Finance
  • Engineering / Acoustics
  • Environmental Science
  • Agricultural Sciences
  • Pharmaceutical Sciences
  • General Sciences
  • Materials Science
  • Mathematics
  • Medicine
  • Nanotechnology & Nanoscience
  • Nonlinear Science
  • Chaos & Dynamical Systems
  • Physics
  • Social Sciences & Humanities

Why Us? >>

  • Open Access
  • Peer Reviewed
  • Rapid Publication
  • Life time hosting
  • Free promotion service
  • Free indexing service
  • More citations
  • Search engine friendly

Plagiarism Detection

IJCR is following an instant policy on rejection those received papers with plagiarism rate of more than 20%. So, All of authors and contributors must check their papers before submission to making assurance of following our anti-plagiarism policies.

Design of 24 transistor static flipflop and differential cascode voltage switch

Author: 
CH. Mahesh Kumar and D. Kavitha
Subject Area: 
Physical Sciences and Engineering
Abstract: 

In this paper, I have designed a low-power circuit-shared static flip-flop (CS2FF) for low power digital VLSIs. The CS2FF consists of five static NORs and two inverters (INVs).The CS2FF utilizes a positive edge of a buffered clock signal, which is generated from a root clock, to take data into a master latch and a negative edge of the root clock to hold the data in a slave latch. The total number of transistors is only 24, which is the same as the conventional tri-state buffer based flipflop (TBFF) used in the most standard cell libraries. Spectre simulations in 0.18micrometer standard CMOS process demonstrated with different voltages that our proposed CS2FF achieved clock-to-Q delay of 17.4ns, setup time of 5.91ns, hold time of 1.17ns. The DCVS has been designed having less transistors. Cascode voltage switch logic (CVSL) refers to a CMOS-type logie family wich is designed for a certain advantages. It requires mainly N-channal Mosfet transistors to implement the logic using true and complementary input signals, and also needs two P-channel transistors at the top to pull one of the outputs high. This logic family is also known as Differential Cascode Voltage Switch Logic (DCVS or DCVSL).

PDF file: 

IJMCE RECOMMENDATION

ONLINE PAYPAL PAYMENT

CURRENT ISSUE

NEWS

CHIEF EDITOR
Rosane Cavalcante Fragoso, Brasil
ASSOCIATE CHIEF EDITOR

   

Jean-Marc SABATIER
Chief Scientific Officer and Head of a Research Group
France

Advantages of IJCR

  • Rapid Publishing
  • Professional publishing practices
  • Indexing in leading database
  • High level of citation
  • High Qualitiy reader base
  • High level author suport

EDITORIAL BOARD

Luai Farhan Zghair
Iraq
Hasan Ali Abed Al-Zu’bi
Jordanian
Fredrick OJIJA
Tanzanian
Firuza M. Tursunkhodjaeva
Uzbekistan
Faraz Ahmed Farooqi
Saudi Arabia
Eric Randy Reyes Politud
Philippines
Elsadig Gasoom FadelAlla Elbashir
Sudan
Eapen, Asha Sarah
United State
Dr.Arun Kumar A
India
Dr. Zafar Iqbal
Pakistan
Dr. SHAHERA S.PATEL
India
Dr. Ruchika Khanna
India
Dr. Recep TAS
Turkey
Dr. Rasha Ali Eldeeb
Egypt
Dr. Pralhad Kanhaiyalal Rahangdale
India
DR. PATRICK D. CERNA
Philippines
Dr. Nicolas Padilla- Raygoza
Mexico
Dr. Mustafa Y. G. Younis
Libiya
Dr. Muhammad shoaib Ahmedani
Saudi Arabia
DR. MUHAMMAD ISMAIL MOHMAND
United State
DR. MAHESH SHIVAJI CHAVAN
India
DR. M. ARUNA
India
Dr. Lim Gee Nee
Malaysia
Dr. Jatinder Pal Singh Chawla
India
DR. IRAM BOKHARI
Pakistan
Dr. FARHAT NAZ RAHMAN
Pakistan
Dr. Devendra kumar Gupta
India
Dr. ASHWANI KUMAR DUBEY
India
Dr. Ali Seidi
Iran
Dr. Achmad Choerudin
Indonesia
Dr Ashok Kumar Verma
India
Thi Mong Diep NGUYEN
France
Dr. Muhammad Akram
Pakistan
Dr. Imran Azad
Oman
Dr. Meenakshi Malik
India
Aseel Hadi Hamzah
Iraq
Anam Bhatti
Malaysia
Md. Amir Hossain
Bangladesh
Ahmet İPEKÇİ
Turkey
Mirzadi Gohari
Iran